

[First Hit](#)[Previous Doc](#)[Next Doc](#)[Go to Doc#](#)

Generate Collection

Print

L6: Entry 1 of 3

File: JPAB

Sep 19, 1997

DOCUMENT-IDENTIFIER: JP 09245472 A

TITLE: MEMORY CARD

Abstract Text (2):

SOLUTION: The memory card 1 is a PC card based upon the standard of PCMCIA and the ATA standard, and uses an ECC(error correcting code) method. The memory part 6 uses an SRAM, and the controller 4 detects the data access to the part 6 and outputs a predetermined detection signal when the detected frequency is a predetermined value or less. A power source controller 7 converts the power source voltage value supplied from an external information processing unit 30 when the predetermined detection signal is output from the controller 4, lowers it and supplies it to the part 6. Accordingly, the current dissipated in the part 6 is largely reduced to decrease the dissipation power.

[Previous Doc](#)[Next Doc](#)[Go to Doc#](#)

[First Hit](#) [Fwd Refs](#)[Previous Doc](#)[Next Doc](#)[Go to Doc#](#)

Generate Collection

Print

L4: Entry 1 of 16

File: USPT

Oct 12, 2004

DOCUMENT-IDENTIFIER: US 6804541 B1

TITLE: PC card integrated radio communication apparatus

Detailed Description Text (26):

In case where the radio control circuit has recognized that the apparatus (C) is in the non-insertion state via the insertion detecting signal (c26a), the apparatus (C) makes transition to the PC card slot non-insertion state (d1). In this state, the radio control circuit (C11) makes control to supply power to necessary sections alone by turning off switch circuits (C24, C19) and supplying the power of the battery (C3) to the radio communication section (C1) alone, as well as supply the power from the PCMCIA I/F (b1) to the modem section (C2) in case where the apparatus is inserted in the PCMCIA I/F (b1) slot.

[Previous Doc](#)[Next Doc](#)[Go to Doc#](#)

Go to Doc#

Print

Oct 12, 2004

Go to Doc#

[First Hit](#) [Fwd Refs](#)[Previous Doc](#)[Next Doc](#)[Go to Doc#](#)

Generate Collection

Print

L2: Entry 5 of 11

File: USPT

Dec 16, 2003

DOCUMENT-IDENTIFIER: US 6664764 B1

TITLE: Apparatus and method for detecting a battery use state and mitigating battery deterioration

Detailed Description Text (10):

Further, to the PCI bus 20, the card bus controller 30, an audio subsystem 32, a docking station interface (Dock I/F) 34, and a mini PCI slot are connected. The card bus controller 30 is a special-purpose controller for directly connecting the bus signal of the PCI bus 20 to the interface connector (card bus) of a card bus slot 38. Loaded in the card bus slot 38 is a PC card 40, which is disposed, for instance, in the wall surface of the PC 12 main body and based on a specification defined by PCMCIA (Personal Computer Memory Card International Association)/JEIDA (Japan Electronic Industry Development Association) (for instance, "PC Card Standard 95").

[Previous Doc](#)[Next Doc](#)[Go to Doc#](#)

[First Hit](#) [Fwd Refs](#)[Previous Doc](#)[Next Doc](#)[Go to Doc#](#)

Generate Collection

Print

L2: Entry 7 of 11

File: USPT

Oct 1, 2002

DOCUMENT-IDENTIFIER: US 6459235 B2

TITLE: Charge control method and computer

Detailed Description Text (22):

A card bus controller 30, an audio subsystem 32, a docking station interface (Dock I/F) 34, and a mini PCI slot 36 are connected to the PCI bus 20, respectively. Card bus controller 30 is a dedicated controller for connecting a bus signal for PCI bus 20 directly to the interface connector (card bus) of a PCI card bus slot 38. Card bus slot 38, which is located, for example, on the side of the body of the PC 12, is loaded with a PC card 40 conformable to the specification (for example, "PC Card Standard 95") established by the PCMCIA/JEIDA (Personal Computer Memory Card International Association/Japan Electronic Industry Development Association).

[Previous Doc](#)[Next Doc](#)[Go to Doc#](#)

[First Hit](#) [Fwd Refs](#)[Previous Doc](#)[Next Doc](#)[Go to Doc#](#)

Generate Collection

Print

L4: Entry 3 of 16

File: USPT

Oct 5, 2004

DOCUMENT-IDENTIFIER: US 6801328 B2

TITLE: Data processing apparatus operable in accordance with a connected IC card

Detailed Description Text (4):

FIG. 1 is a block diagram of the body of a communication apparatus according to an embodiment of the present invention. The data communication apparatus according to this embodiment has functions of an ordinary facsimile apparatus and comprises an interface adaptable to a card. Reference numeral 101 represents a CPU that controls the data communication apparatus in accordance with a program stored in a ROM 102, the CPU controlling the elements of the data communication apparatus consisting of a RAM 103, an operation portion 104, a display portion 105, a buzzer portion 106, a sensor portion 107, an image processing portion 108, a reading portion 109, a recording portion 110, a drive portion 111, a power source portion 112, a power-source control portion 113 and a PCMCIA Interface portion 114. The foregoing elements will now be described.

[Previous Doc](#)[Next Doc](#)[Go to Doc#](#)

[First Hit](#) [Fwd Refs](#)[Previous Doc](#)[Next Doc](#)[Go to Doc#](#)

Generate Collection

Print

L4: Entry 5 of 16

File: USPT

May 18, 1999

DOCUMENT-IDENTIFIER: US 5905914 A

TITLE: Portable computer having dedicated register group and peripheral controller bus between system bus and peripheral controller

Detailed Description Text (395):

In FIG. 57, a panel switch 156 for detecting opening/closing of the display panel 49 is set, e.g., ON when the display panel 49 is kept closed and OFF when the display panel 49 is open. The ON/OFF status of the panel switch 156 is set in a register within the PCMCIA-GA 28 when the power switch is turned on. The ON/OFF status signal is sent to a power supply controller 46. The contents set in the register within the PCMCIA-GA 28 are checked by the BIOS stored in the BIOS-ROM 25. The power supply controller 46 has a function of controlling to apply a power supply voltage to each unit in accordance with an instruction from the CPU 21 and determines opening/closing of the display panel 49 in accordance with the ON/OFF signal from the panel switch 156, thereby controlling supply of the power supply voltage to the display panel 49. More specifically, when the display panel 49 is open in the power-ON state, the power supply controller 46 instructs to apply a power supply voltage to the display panel 49. When the display panel 49 is kept closed, the power supply controller 46 instructs to stop supplying the power supply voltage to the display panel 49.

[Previous Doc](#)[Next Doc](#)[Go to Doc#](#)

[First Hit](#) [Fwd Refs](#)[Previous Doc](#)[Next Doc](#)[Go to Doc#](#)

Generate Collection

Print

L4: Entry 7 of 16

File: USPT

Sep 1, 1998

DOCUMENT-IDENTIFIER: US 5802379 A

TITLE: Battery depletion management in portable computing devices having PCMCIA card loading

Detailed Description Text (2):

FIG. 1 is a block diagram illustrating the functionality of one embodiment of a portable computing device built in accordance with the present invention, and comprising power delivery control circuitry that removes power from installed PCMCIA cards upon detecting the onset of battery power depletion. In particular, a portable computing device or host device of the present invention comprises a battery power supply 101, a power control circuit 103, two PCMCIA slots 105 and 107, and various conventional host device circuitry 109. The conventional host device circuitry 109 might involve, for example, a processor, memory, user interface drivers, etc., as is well known in the art.

[Previous Doc](#)[Next Doc](#)[Go to Doc#](#)

[First Hit](#) [Fwd Refs](#)[Previous Doc](#)[Next Doc](#)[Go to Doc#](#)

Generate Collection

Print

L4: Entry 8 of 16

File: USPT

Jun 16, 1998

DOCUMENT-IDENTIFIER: US 5768147 A

TITLE: Method and apparatus for determining the voltage requirements of a removable system resource

Detailed Description Text (28):

In another embodiment, instead of using logic block 20, one may take the output of the A/D converter 22 and generate the power enable signals using software. Referring to FIG. 4, one may write the n bit output 62 from the A/D converter into a Card Voltage Sense Register 60. Once those bits are written into the Card Voltage Sense Register 60, the CPU may read those bits and generate the necessary enable signals by performing the logic equations via software. Once the enable signals are generated, the CPU may write the enable signals (signal 66, 68 and 70) to a Card Voltage Control Register 64 which can be used to control the system power supply. These registers 60, 64 reside in the host/removable system resource adapter 2 (i.e., PCMCIA socket). These registers are visible to and may be manipulated by a system programmer. In other words signals 66, 68 and 70 would be equivalent to the control signal 38 in the first embodiment. Specifically, signals 66, 68 and 70 represent Enable.sub.-- 5.sub.-- Volts, Enable.sub.-- 3.sub.-- Volts and Enable.sub.-- 2.sub.-- Volts respectively.

[Previous Doc](#)[Next Doc](#)[Go to Doc#](#)

[First Hit](#) [Fwd Refs](#)[Previous Doc](#)[Next Doc](#)[Go to Doc#](#)

Generate Collection

Print

L4: Entry 9 of 16

File: USPT

Apr 28, 1998

DOCUMENT-IDENTIFIER: US 5745773 A

TITLE: Memory cards with SRAM usable for a PC card in conformity with PCMCIA standard

Detailed Description Text (11):

Controller 4 always monitors signals exchanged with external information processing device 30. If information processing device 30 performs the access operation to memory portion 6 less frequently than a predetermined value, controller 4 determines that the data access operation is in a dormant state and sends to power supply controller 7 a signal indicating that the controller has detected the data access operation to be in a dormant state. Thus, controller 4 is, in effect, the controller of a memory card for flash memory in conformity with both PCMCIA and ATA standards with modified firmware so that it is accessible to SRAM memory.

[Previous Doc](#)[Next Doc](#)[Go to Doc#](#)

[First Hit](#) [Fwd Refs](#)[Previous Doc](#)[Next Doc](#)[Go to Doc#](#)

Generate Collection

Print

L4: Entry 10 of 16

File: USPT

Mar 10, 1998

DOCUMENT-IDENTIFIER: US 5727168 A

TITLE: I/O card, cable connected to the I/O card, and method for saving power of I/O card

Detailed Description Text (9):

An I/O card 50 is a card used to connect electronic devices such as a personal computer to a network such as a LAN (Local Area Network). In this regard, such an I/O card is also referred to as a LAN card. The I/O card 50 has a PCMCIA-side connector 51, which corresponds to the aforementioned first connector, and a network-side connector 52, which corresponds to the aforementioned second connector. The PCMCIA-side connector 51 is a connector which conforms with the PCMCIA standard, and is hereinafter referred to as a main-body-side connector. The main-body-side connector 51 has terminals to which two card loading detection signal lines 53, an address bus, a data bus, a control line and a power supply line (+5V) are connected. The card loading detection signal lines 53 conform with the aforementioned PCMCIA PC CARD STANDARD-RELEASE 2.0, and respectively carry detection signals *CD 1 and *CD2. These detection signals are active-low signals, which are switched to a low level when the loading of the I/O card 50 is detected.

[Previous Doc](#)[Next Doc](#)[Go to Doc#](#)

Go to Doc#

Print

Mar 18, 1997

TITLE: Peripheral card having an adaptive PCMCIA compliant interface

Generally this disclosure deals with a peripheral arrangement for a host computer. The peripheral arrangement includes a peripheral card that has an adaptive PCMCIA compliant interface that may be generally and advantageously employed when, among others, the peripheral arrangement includes independent functionality, such as may be present if a separate power supply or controller is included with the peripheral arrangement. One preferred embodiment is a PCMCIA card which has both peripheral, specifically a radio modem, and memory functions, an independent power supply source, and an apparatus for adaptively asserting the card detection signals CD1 and CD2 on the PCMCIA interface and adaptively providing card configuration information to the host computer.

Go to Doc#

[First Hit](#)[Previous Doc](#)[Next Doc](#)[Go to Doc#](#)

Generate Collection

Print

L4: Entry 14 of 16

File: DWPI

Aug 7, 2003

DERWENT-ACC-NO: 2003-710927

DERWENT-WEEK: 200367

COPYRIGHT 2004 DERWENT INFORMATION LTD

TITLE: Portable computer, has card bus controller to provide PCMCIA card with corresponding services according to specification of card, and controller is turned off when card is not inserted into slot

Basic Abstract Text (1):

NOVELTY - The computer has two card bus slots (24) and a card bus controller (28) connected to a processor (22) for controlling a power supply (26). A PCMCIA card is inserted into the slot. The controller provides corresponding services to the card according to the specifications of the card. The controller is turned off when a detection circuit (30) detects that the card is not inserted into the slot.

[Previous Doc](#)[Next Doc](#)[Go to Doc#](#)